

SUPERSCALAR RISC INSTRUCTION SCHEDULING

ABSTRACT

5 A register renaming system for out-of-order execution of a set of
reduced instruction set computer instructions having addressable source
and destination register fields, adapted for use in a computer having an
instruction execution unit with a register file accessed by read address
10 ports and for storing instruction operands. A data dependance check
circuit is included for determining data dependencies between the
instructions. A tag assignment circuit generates one of more tags to
specify the location of operands, based on the data dependencies
determined by the data dependance check circuit. A set of register file
port multiplexers select the tags generated by the tag assignment circuit
and pass the tags onto the read address ports of the register file for
storing execution results.

IR-SCHED.A01

A167-06.WP5